UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35251

12.1 EDK, XPS_IIC - Does the XPS_IIC core support clock stretching?

描述

Does the xps_iic support clock stretching as described in the Phillips data sheet?

解决方案

Xilinxuses a different term inXPS_IICdata sheet:

Throttle Description

The Philips I2C-bus Specification permits devices to throttle (suspend)
data transmission on the bus by holding the SCL line low for an indefinite
period of time.
(DS606 December 2, 2009, page 24)


From the Philips spec:

3.9 Clock stretching

Clock stretching pauses a transaction by holding the SCL line LOW. The
transaction cannot continue until the line is released HIGH again.
(UM10204, I2C-bus specification and user manual, Rev. 03, 19 June 2007,
http://www.nxp.com/acrobat/usermanuals/UM10204_3.pdf)

AR# 35251
日期 12/15/2012
状态 Active
Type 综合文章
器件 More Less
Tools More Less
IP
的页面