AR# 35453

12.1 SP601 - NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin" CLOCK_DEDICATED_ROUTE = FALSE;

描述

The following error is seen while implementing the BIST design in EDK 12.1

There is only a select set of IOBs that can use the fast path to the Clocker buffer, and they are not being used.You may want to analyze why this problem exists and correct it.If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .ucf file to demote this message to a WARNING and allow your design to continue.However, the use of this override is highly discouraged as it may lead to very poor timing results.It is recommended that this error condition be corrected in the design.A list of all the COMP.PINs used in this clock placement rule is listed below.These examples can be used directly in the .ucf file to override this clock rule.NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin" CLOCK_DEDICATED_ROUTE = FALSE;

解决方案

Instead of using the suggestion generated by the tool, it is recommended that the following constraints be added to the UCF to achieve optimum timing.

NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin" CLOCK_DEDICATED_ROUTE = FALSE;
INST"Ethernet_MAC/Ethernet_MAC/LOOPBACK_GEN.CLOCK_MUX" LOC= BUFGMUX_X2Y4;

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
33225 Spartan-6 FPGA SP601 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 35453
日期 06/08/2020
状态 活跃
Type 已知问题
器件
Tools
IP
Boards & Kits