"> AR# 35592: 12.1 EDK - XPS creates an incorrect bitwidth for my cores "/>

UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35592

12.1 EDK - XPS creates an incorrect bitwidth for my cores

描述


When I change the bitwdith on an EDKIP to a width of 1 bit:




XPS assigns the maximum bus width to the port:



Is there a workaround for this problem?

解决方案

You can manually edit the MHS file or you can assign the bit width to be 2 bits and then go back into the Configure IP wizard and assign the 1 bit width value.

This problem has been fixed in the 12.2 software release.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
34609 12.x EDK - 主要问答记录列表 N/A N/A
AR# 35592
日期 12/15/2012
状态 Active
Type 综合文章
Tools
的页面