UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 35786

LogiCORE FIR Compiler v5.0 - Why does the reloadable DA FIR architecture fail to generate with a RAMB16 error when targeting Spartan-6?

描述

Why does the reloadableDA FIR architecture fail to generate with a RAMB16 error when targeting Spartan-6 FPGA?

解决方案

This is a known problem in the FIR Compiler v5.0 that was caused a bug in the GUI that is fixed in the ISE 12.2 software release.

There are several ways towork around this GUI bug if you are using the FIR Compiler in a ISE releaseprior to ISE 12.2:

1. Turn off the reloadable coefficient option.
2. Use the Systolic or Transpose implementation architecture.

Please see (Xilinx Answer 29138) for a detailed list of LogiCORE IP FIR Compiler Release Notes and Known Issues.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
29138 LogiCORE IP Finite Impulse Response Compiler (FIR Compiler) - Release Notes and Known Issues N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
29138 LogiCORE IP Finite Impulse Response Compiler (FIR Compiler) - Release Notes and Known Issues N/A N/A
AR# 35786
日期 12/15/2012
状态 Active
Type 综合文章
器件
  • Spartan-6 LX
  • Spartan-6 LXT
IP
  • FIR Compiler
的页面