UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 36048

Virtex-6 FPGA Integrated Block for PCI Express - Cannot generate x8 Gen 2 for the XC6VLX365T-3 Part

描述

When targeting a XC64VLX365T-3 device, the customization GUI does not allow you to select a x8 Gen 2 design option.

解决方案

This is due to a mistake in the tcl file that controls the GUI customization options. The easiest way to fix this is to download a new tcl file found at:
http://www.xilinx.com/txpatches/pub/applications/pci/ar36048.zip

Place this file in the directory:
[XILINX Install Path]/ISE/coregen/ip/xilinx/network/com/xilinx/ip/v6_pcie_v1_5/gui/

Overwrite the existing v6_pcie_v1_5.tcl file and this enables you to generate a x8 Gen 2 design when targeting the XC6VLX365-3 part.

Revision History
06/04/2010 - Initial Release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
35322 Virtex-6 FPGA Integrated Block Wrapper v1.5 for PCI Express - Release Notes and Known Issues for ISE Design Suite 12.1 N/A N/A
AR# 36048
日期 05/20/2012
状态 Archive
Type 已知问题
器件
Tools
IP
的页面