UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3720

M1.3/M1.4 CPLD Hitop - Hitop hangs for 9500 design

Description

Keywork: hitop, hang

Urgency: standard

General Description:
When implementing the design through it hangs during the following command:
hitop -f ../xc9500.ngd -d design -s -l design.log -o design

解决方案

Resolution:

For M1.3 -
There is no resolution other than upgrading to M1.4

For M1.4 -
Turn on the switch for Multi-Level Logic Optimization in the Implementation Option Template (this is usually on by default)

NOTE: This is fixed in M1.5, where you don't need to turn on MULTI_LEVEL_LOGIC_OPT to get hitop to complete, but you will still need it to get it to fit.
AR# 3720
创建日期 03/31/1998
Last Updated 03/29/2000
状态 Archive
Type 综合文章