You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
M1.4 CPLD Fitter: Combinatorial logic duplicated with multilevel logic optimization
Keywords: multi, level, logic, optimization, hitop, cominatorial. duplication
The CPLD Fitter may duplicate combinatorial logic (2 inpus OR gates) feeding control
signals (CLK, SR, OE, CE) during multi-level optimization increasing
the macrocell count.