"> AR# 37499: MIG Design Assistant - Spartan-6 FPGA Core Generation "/>

UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37499

MIG Design Assistant - Spartan-6 FPGA Core Generation

描述

This section of the MIG Design Assistant focuses on core generation for Spartan-6 FPGA designs. Select from the options belowto find information related to your specific question.

NOTE:This answer record is part of the Xilinx MIG Solution Center(Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

解决方案

(Xilinx Answer 43595)- Using the CORE Generator software
(Xilinx Answer 43600)- MIG Options
(Xilinx Answer 44319) - Updating to a new core version
(Xilinx Answer 44095)- MIG Output

链接问答记录

相关答复记录

AR# 37499
日期 12/15/2012
状态 Active
Type 综合文章
器件
IP
的页面