AR# 37593

12.2 EDK, xps_sysmon - Where are the VP/VN I/O signals?

描述

Why do I see the VP/VN ports in the data sheet diagram but they are no where to be found in the ports list or in the HDL source code?

解决方案

These pins are dedicated pins and EDK will always have these pins connected to the board and the user does not have to connect them to the xps_sysmon IP Core.

本答复记录是否对您有帮助？

AR# 37593
日期	09/10/2010
状态	Active
Type	综合文章
器件	Virtex-5 FXT Virtex-5 LX Virtex-5 LXT Virtex-5 SXT Virtex-5 TXT Virtex-5Q Virtex-5QV Virtex-6 CXT Virtex-6 HXT Virtex-6 LX Virtex-6 LXT Virtex-6 SXT More Less
Tools	EDK - 11.1 EDK - 11.2 EDK - 11.3 EDK - 11.4 EDK - 11.5 EDK - 12.1 EDK - 12.2 EDK - 12.3 EDK - 13.1 More Less
IP	XPS SYSMON Analog Digital Converter (ADC)

的页面

通信

AI 推断加速

硬件开发工具

软件开发者

硬件开发者

嵌入式开发者

AR# 37593

12.2 EDK, xps_sysmon - Where are the VP/VN I/O signals?

描述

解决方案