UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 智能.
  2. 技术支持
  3. AR# 3761: A1.4/F1.4 Map - MAP introduces DRC problem: WARNING:x4kdr:82 - Blockcheck: The pin "F1"...

AR# 3761

A1.4/F1.4 Map - MAP introduces DRC problem: WARNING:x4kdr:82 - Blockcheck: The pin "F1"...

描述

Map introduces DRC problem by configuring a CLB for external
feed back but failing to define the external signal. This
results in warnings about configured CLB pins that have no
signal attached:

WARNING:x4kdr:82 - Blockcheck: The pin "F1" on comp (mapped
physical logic cell) "U18/PWMPHC0_D" is configured to be used
but has no signal attached to it.


解决方案

This problem is fixed in the latest M1.4 Core Tools Patch
available on the Xilinx Download Area:

Solaris: http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.Z
SunOS http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.Z
HPUX: http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.Z
Win95/NT: http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/core_nt17.zip



AR# 3761
日期 04/19/2000
状态 Archive
Type 综合文章

通过使用本网站，本人接受使用 cookies。   了解更多

的页面