UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3762

LogiCORE PCI - What is the functionality of the latency timer?

Description

General Description:

The current PCI specification requires a latency timer to be implemented within the core, which will insure bus ownership for a minimum amount of time for each master.

解决方案

The latency timer is measured in units of PCI clocks. Its typical values are 32 and 64 clocks (1 and 2 microseconds). The timer starts when FRAME# is asserted, and it stops when the count expires OR FRAME# is de-asserted.

The master must vacate the bus when the latency timer has expired AND GNT# is de-asserted.

AR# 3762
创建日期 08/21/2007
Last Updated 12/15/2012
状态 Active
Type 综合文章