UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38012

LogiCORE IP 3GPP LTE Turbo Decoder v2.0 - Where are the timing diagrams in the data sheet (DS675)?

Description

For the LogiCORE IP LTE Turbo Decoder v2.0, where are the timing diagrams in the 3GPP LTE Turbo Decoder v2.0 Data Sheet (DS675)?

解决方案

At present, there are timing diagrams for the 3GPP LTE Turbo Decoder v2.0 Data Sheet (DS675). To get an idea of how the core operates, refer to the 3GPP LTE Receiver Baseband System Reference Design Application Note (XAPP1116) which uses the IP as part of a LTE Uplink Receiver.

For a detailed list of LogiCORE IP 3GPP LTE Turbo Decoder Release Notes and Known Issues, see (Xilinx Answer 30630).

AR# 38012
创建日期 02/03/2011
Last Updated 12/15/2012
状态 Active
Type 综合文章
IP
  • 3GPP LTE Turbo Decoder