UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38023

FIFO Generator v6.2 - asynchronous reset behavior of FIFO and when can I start to assert write enable and read enable

Description


What is asynchronous reset behavior of FIFO and when can I start to assert write enable and read enable?

解决方案


Asynchronous reset behavior:

(Memory Type is Block Ram, Distributed Ram, and Shift RAM)

There are two asynchronous reset behaviors available for FIFO configurations:

  • Full flags reset to 1
  • Full flags reset to 0

The reset requirements and the behavior of the FIFO is different depending on the full flags reset value chosen.
Full flags reset value of 1:

FIFO requires a minimum asynchronous reset pulse of 1 write clock period.

After reset is deasserted, Full flags deassert after 3 clock periods (wr_clk) and the FIFO is now ready for writing.

So wr_en and rd_en cannot be asserted when reset is asserted in order to avoid unexpected behavior.

Full flags reset value of 0:

FIFO requires a minimum asynchronous reset pulse of 1 write clock period.

Wr_en can be asserted approximately three clock cycles after the assertion of asynchronous reset.

Overflow and underflow will be de-asserted after reset.



Asynchronous reset behavior (Memory Type is Built-in FIFO)

Built-In FIFOs require an asynchronous reset pulse of at least 3 read and write clock cycles.

During reset, wr_en and rd_en cannot be asserted.

Wr_en can be asserted after asynchronous reset is released.



AR# 38023
创建日期 09/14/2010
Last Updated 10/21/2014
状态 Active
Type 综合文章
IP
  • FIFO Generator