UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38036

7.1i CPLDfit : ERROR:Cpld:832 - 'q' is assigned to an invalid location ('BANK2') for this

Description


Trying to assign signals use the sytax of a bank number for a XC9500XV device instead of a pin number results in CPLDfit failures



ERROR:Cpld:832 - 'q' is assigned to an invalid location ('BANK2') for this
device. This will prevent the design from fitting on the current device. 'q'
must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'c' is assigned to an invalid location ('BANK2') for this
device. This will prevent the design from fitting on the current device. 'c'
must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'd' is assigned to an invalid location ('BANK2') for this
device. This will prevent the design from fitting on the current device. 'd'
must be reassigned before attempting a re-fit.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
the selected implementation options.
ERROR: Fit failed
Reason:

解决方案


This is not a supported syntax for the XC9500XV
NET "C" LOC = "BANK2" ;
NET "D" LOC = "BANK2" ;
NET "Q" LOC = "BANK2" ;

To workaround the issue the user should assign to a specific pin.


The XC9500XV part is discontinued and should not be used for new designs.
AR# 38036
创建日期 09/15/2010
Last Updated 09/27/2010
状态 Archive
Type 综合文章