You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
7.1.1 CPLDFit - There is an incorrect implementation of FDC when CLR is tied High
There is an incorrect implementation of FDC when CLR is tied High.
When a FDC has a clear that is tied High permanently (internally) it is ignored and the output toggles.
To work around this issue, do not permanently tie the clear High.