UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38046

7.1.1 CPLDFit - There is an incorrect implementation of FDC when CLR is tied High

Description

There is an incorrect implementation of FDC when CLR is tied High.

解决方案


When a FDC has a clear that is tied High permanently (internally) it is ignored and the output toggles.
To work around this issue, do not permanently tie the clear High.
AR# 38046
创建日期 09/16/2010
Last Updated 05/08/2014
状态 Archive
Type 综合文章