We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38052

14.x Timing Analysis - How do I control the clock skew calculation through a BUFGMUX?


How do I control the clock skew calculation through a BUFGMUX?

I have a design withtwo clock going into a BUFGMUX and I would like to control the clock path that is used for the clock skew calculation. The path that is showing a large clock skew is crossing clock domains so the clock skew is propagating to the worst case clock driver. This results in the incorrect input clock to the BUFGMUX to be used, thusresulting in large clock skew.


This is not controlled by the PRIORITY keyword as happens with PERIOD constraint propagation. In order to tell the tools when input clock to the BUFGMUX to use for the clock skew calculation, you should apply a PIN TIG on the other input to the BUFGMUX. An example of the constraint is on page 182 of the constraints guide: http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_1/cgd.pdf

PIN mod.pin TIG;

AR# 38052
日期 11/13/2012
状态 Active
Type 综合文章
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.4
  • ISE Design Suite - 13.3
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.3
  • ISE Design Suite - 14.4
  • Less