UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38064

Design Assistant for PCI Express - What happens when there are multiple errors in a TLP

Description

What happens if a TLP contains multiple errors?

NOTE: This Answer Record is part of the Xilinx Solution Center for PCI Express (Xilinx Answer 34536). The Xilinx Solution Center for PCI Express is available to address all questions related to PCIe. Whether you are starting a new design with PCIe or troubleshooting a problem, use the Solution Center for PCIe to guide you to the right information.

解决方案

Xilinx cores are compliant with the Error Pollution section of PCI Express Base Specification. See section 6.2.3 for more information. This section explains that if a TLP contains multiple errors, only one is reported. For example, if the data link layer reports an error on a given TLP andif another error with the same TLP is found in the transaction layer, it will not be reported. See the specification for more details on how errors are classified and reported.

Revision History
10/08/2010 - Initial Release

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
34538 Xilinx Solution Center for PCI Express - Design Assistant N/A N/A
AR# 38064
创建日期 10/20/2013
Last Updated 12/17/2013
状态 Active
Type 综合文章
IP
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )
  • Endpoint Block Wrapper for PCI Express
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )