UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38070

XST- How to specify the style of RAM

Description

How to specify the style of an inferred RAM

解决方案

There are three options available to do this.
 
  1. Using the XST option.
    • in the GUI, this can be found in Process > Properties > HDL Options > RAM Style.
    • In the command line, the switch is -rom_style/ -ram_style

  2. Using the . xcf file.
    MODEL "entity_name " ram_style={auto | block | distributed | pipe_distributed | block_power1 | block_power2};

  3. Specifying within the hdl code.
    verilog
    (* ram_style = "{auto | block | distributed | pipe_distributed | block_power1 | block_power2}" *)
    The default is auto.
    vhdl
    attribute ram_style of {signal_name | entity_name }: {signal | entity} is "{auto | block | distributed | pipe_distributed | block_power1 | block_power2}";
AR# 38070
创建日期 09/16/2010
Last Updated 07/28/2014
状态 Active
Type 综合文章
Tools
  • ISE