UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38129

MIG v3.6 Spartan-6 MCB, Virtex-6 DDR2/3 - AXI Support

Description

Starting with MIG v3.6 (available with ISE Design Suite 12.3), the Spartan-6 MCB and Virtex-6 DDR2/DDR3 designs include support for an AXI interface. 

Users have the option of the standard interfaces or an AXI interface. 

The interface option is selected through the MIG tool on the Memory Selection screen ("Enable AXI Interface"). 

When "Enable AXI Interface" is not selected, a MIG core with the standard MIG interface will be generated. 

When "Enable AXI Interface" is selected, a MIG core with an AXI interface is generated.

解决方案

For further information on the MIG core generated with an AXI interface, please refer to:

- Virtex-6 DDR2/DDR3 - UG406

- Spartan-6 MCB - UG388

Note: The MIG generated designs with AXI interfaces do not include the example design that is generated with non-AXI MIG cores.

If users wish to run the MIG core in hardware/simulation with the example design (for debugging purposes), an identical MIG core with the standard interface should be generated through MIG.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
37173 MIG v3.6 - Release Notes and Known Issues for ISE Design Suite 12.3 N/A N/A
AR# 38129
创建日期 09/21/2010
Last Updated 09/04/2014
状态 Active
Type 综合文章
器件
  • Spartan-6 LX
  • Spartan-6 LXT
  • Virtex-6 CXT
  • More
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG