UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
的页面
  1. 赛灵思 - All Programmable
  2. 技术支持
  3. AR# 38339: Virtex-6 -1L - Reduction in Configuration Timing Specifications

AR# 38339

Virtex-6 -1L - Reduction in Configuration Timing Specifications

Description

The Virtex-6 FPGA Data Sheet: DC and Switching Characteristics (DS152 (v2.9) September 20, 2010 and earlier versions) contain timing information for configuration specification. The timing numbers outlined below will be updated in later versions of the Data Sheet. This is based on final characterization for the -1L parts and updates to these specifications will only affect the -1L parts. Only the timing specifications listed in the table below are affected and all other values in the data sheet still hold true.

解决方案


Symbol
Description
Origional Spec
v2.9 and earier
-1L Only
Updated Specs

v3.0 and later

-1L Only

Unit

TPOR
Power-on-reset
55
60
ms, Max

FMCCK
CCLK frequency, serial modes
100
70
MHz, Max

FMCCKTOL
Master CCLK tolerance from nominal
55
60
%, Max

TMCCKL/TMCCKH
Master CCLK low/high duty cycle
45/55
40/60
%, Min/Max

TSMCSCCK
CSI_B setup for SelectMAP/ICAP
4.5
5.5
ns, Min

TSMWCCK
RDWR_B setup for SelectMAP/ICAP
13.5
16
ns, Min

FRBCCK
Readback CCLK frequency for SelectMAP/ICAP
100
60
MHz, Max

FTCK/FTCKB
TCK frequency for configuration/boundary-scan
66
33
MHz, Max
AR# 38339
日期 12/15/2012
状态 Active
Type 综合文章