UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38340

12.x ChipScope Pro, IBERT, Virtex-5, GTX - Line rate is displayed incorrectly and links are down

Description

I generate my IBERT GTX core with a 32-bit data width and 2.0G line rate. When I pull up the Analyzer, the line rate is detected from the divider settings as 2.5G, and all the links are down. What is the issue here? How can I get the links to work?

解决方案

The INTDATAWIDTH port is improperly set to 1 (div by 5) when it should be 0 (div by 4). Setting that value manually in the Port settings tab causes the channels to immediately link. This issue is resolved in ChipScope Pro 12.4.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
35269 12.x ChipScope Pro - Known Issues for the ChipScope Pro 12.x software N/A N/A
AR# 38340
创建日期 09/29/2010
Last Updated 01/02/2013
状态 Active
Type 综合文章
器件
  • Virtex-5 FXT
Tools
  • ChipScope Pro - 11.3
  • ChipScope Pro - 11.4
  • ChipScope Pro - 11.5
  • More
  • ChipScope Pro - 11.1
  • ChipScope Pro - 11.2
  • ChipScope Pro - 12.1
  • ChipScope Pro - 12.2
  • ChipScope Pro - 12.3
  • Less
IP
  • ChipScope Pro IBERT for Virtex-5 GTX