AR# 38385: 10G Ethernet IP Design Assistant - Synthesis and Implementation
AR# 38385
10G Ethernet IP Design Assistant - Synthesis and Implementation
描述
This answer record identifies starting points when debugging synthesis and implementation related issues to the 10G Ethernet IP..
Note: This Answer Record is a part of the Xilinx Solution Center for Ethernet IP (Xilinx Answer 38279).The Xilinx Solution Center for Ethernet IP is available to address all questions related to Ethernet IP. Whether you are starting a new design with Ethernet IP cores or troubleshooting a problem, use the Solution Center for Ethernet IP to guide you to the right information.
解决方案
The example design provided with each core in Core Generator comes complete with implementation scripts andUCF constraints. For more details on using these scripts, see the Detailed Example Design section of the Getting Started Guide. If implementation or timing errors are encountered with the core, it is recommended to first try running the example design to see if the failures are seen there. If the failures do not exist in the example design, then differences between the example design and the design in which failures are seen can be compared.
The Debugging Designs Chapter at the end of the XAUI and RXAUI Users Guide has an Implementation and Timing Errors section with further tips on location and timing constraints.