UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38386

10G Ethernet IP Design Assistant - Hardware Debug and Link Bring up

Description

This answer record identifies starting points when debugging hardware and link bring up issues with the 10G Ethernet IP.


Note: This Answer Record is a part of the Ethernet IP Solution Center (Xilinx Answer 38279).The Ethernet IP Solution Center is available to address all questions related to Ethernet IP. Whether you are starting a new design with Ethernet IP cores or troubleshooting a problem, use the Ethernet IP Solution Center to guide you to the right information.

解决方案

The Debugging Designs Chapter at the end of the XAUI and RXAUI User Guide has a Hardware debug section with guidance on:

  • General Checks for Hardware Debug
  • Monitoring the XAUI Core with ChipScope Tool
  • Problems with Data Reception or Transmission
  • What Can Cause a Local or Remote Fault?
  • Link Bring Up
  • What Can Cause Synchronization and Alignment to Fail?
  • What Can Cause the XAUI Core to Insert Errors?
  • Problems with the MDIO

These Guides are available at the below links:
http://www.xilinx.com/support/documentation/ip_documentation/xaui_ug150.pdf
http://www.xilinx.com/support/documentation/ip_documentation/rxaui_ug693.pdf

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
38279 Ethernet IP 解决方案中心 N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
38343 Ethernet IP 解决方案中心 - 10G Ethernet IP 设计助手 N/A N/A
AR# 38386
创建日期 10/08/2010
Last Updated 02/24/2013
状态 Active
Type 综合文章
IP
  • 10 Gigabit Ethernet Media Access Controller
  • XAUI