UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38417

12.2 EDK - "ERROR:EDK:3710 - INSTANCE:RS232_Uart_2 PORT:ctsN - ../system.mhs line 425 - isvalid port in use..."

描述


When I create a ML410 Base System Builder Design (BSB) design where the second UART is chosen to be a 16550 device with an interrupt, the following error occurs:
"ERROR:EDK:3710 - INSTANCE:RS232_Uart_2 PORT:ctsN -../system.mhs line 425 - isvalid port in use when ISVALID="(C_USE_MODEM_PORTS==1)" evaluates to FALSE.
Please remove the port from your design!
ERROR:EDK:3710 - INSTANCE:RS232_Uart_2 PORT:rtsN - ../system.mhs line 425 - isvalid port in use when ISVALID="(C_USE_MODEM_PORTS==1)" evaluates to FALSE.
Please remove the port from your design!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2"
How do I resolve this error?

解决方案


This issue can be fixed by removing the ctsN and rtsN ports from the design, or by setting C_USE_MODEM_PORTS to 1.
This issue is scheduled to be fixed in EDK 12.3.
AR# 38417
日期 12/15/2012
状态 Active
Type 综合文章
Tools
  • EDK - 12.2
的页面