UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38495

LogiCORE IP Video On Screen Display v1.0 - Why is the layer control register in big endian format, instead of little endian format as documented in the data sheet when targeting Spartan-6 or Virtex-6?

Description

Why is the layer control register in big endian format, instead of little endian format as documented in the data sheet when targeting Spartan-6 or Virtex-6 FPGA?

解决方案

This is a known problem that only affects the pCore interface and is addressed in the next release of the Video On Screen Display IP. 

This problem has been fixed in the Video On Screen Display 1.0 rev1 patch. See (Xilinx Answer 35635) to obtain the patch.

Please see (Xilinx Answer 33257) for a detailed list of LogiCORE IP Video On Screen Display Release Notes and Known Issues.

链接问答记录

主要问答记录

相关答复记录

AR# 38495
创建日期 10/11/2010
Last Updated 05/26/2014
状态 Archive
Type 综合文章
器件
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Spartan-6 LX
  • Spartan-6 LXT
  • Less
IP
  • On-Screen Display