We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38550

Virtex-6 GTX and Spartan-6 GTP Transceivers - How do I enable "lock-to-reference" mode?


Previous Xilinx Serial Transceivers allowed for a "lock-to-reference" mode, which would force the CDR to lock to the reference clock and not track the incoming data. Do the Virtex-6 GTX or Spartan-6 GTP Transceivers have this functionality?


You can set both the Virtex-6 GTX and Spartan-6 GTP Transceivers so that the CDR is locked to the reference clock rather than the incoming data, which is the case when oversampling the incoming data. As such, the values for PMA_RX_CFG that correspond to oversampling can be used for lock-to-reference mode:

Virtex-6 GTX: PMA_RX_CFG =25h05CE000
Spartan-6 GTP:PMA_RX_CFG = 25h0F44000

NOTE: These settings disable the CDR, and, as a result, RXRECCLK is not synchronous to incoming data.
AR# 38550
日期 02/21/2013
状态 Active
Type 综合文章
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • More
  • Virtex-6 SXT
  • Spartan-6 LXT
  • Less