We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38554

12.3 Timing/Constraint - How to control skew of the paths through combinational logic


How do I add a constraint and analyze if I want to control the skew between each path through the combinational logic?


The skew cannot be controlled for the entire path using MAXSKEW, it is used only for a net. If TPSYNC is used, the delay of the path can be controlled but not available for the skew control. Therefore, manual floorplanning, adding MAXSKEW for each net, and adding aFROM/To constraint using TPSYNC are required.

However, it is not recommended to add constraints to the paths of the combinational logic. The synchronous design should be used.
AR# 38554
日期 12/04/2012
状态 Active
Type 综合文章
  • ISE Design Suite - 12.3