We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38650

MIG Virtex-6 DDR2/DDR3 - Board Debug - dbg_inc(dec)_rd_fps debug signals


What do the dbg_dec_rd_fps and dbg_inc_rd_fps signals do? 

These signals are in the RTL but they are not in the User Guide.


The dbg_inc_rd_fps and dbg_inc_rd_fps signals are used for debugging the Read MMCM and control the Fine Phase Shift of the MMCM. 

A Description of these signals will be included in UG406 starting with the 13.1 release.



Answer Number 问答标题 问题版本 已解决问题的版本
34588 MIG Virtex-6 DDR2/DDR3 - Board Debug including general debug, calibration debug, and data error debug N/A N/A
AR# 38650
日期 08/18/2014
状态 Active
Type 综合文章
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG
Boards & Kits
  • Virtex-6 FPGA Broadcast Connectivity Kit
  • Virtex-6 FPGA Connectivity Kit
  • Virtex-6 FPGA Embedded Kit
  • More
  • Virtex-6 FPGA ML605 Evaluation Kit
  • Virtex-6 FPGA ML623 Characterization Kit
  • Less