"> AR# 38661: Design Assistant for PCI Express - Endpoint Block Plus - Can trn_tdst_rdy_n deassert during the middle of a packet being transmitted on the TRN interface?

UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38661

Design Assistant for PCI Express - Endpoint Block Plus - Can trn_tdst_rdy_n deassert during the middle of a packet being transmitted on the TRN interface?

Description

When using the endpoint block plus core, is the user guranteed that trn_tdst_rdy_n will not deasert during the middle of a packet transmission on the TRN interface?

Note:This Answer Record is part of the Xilinx Solution Center for PCI Express(Xilinx Answer 34536). TheXilinx Solution Center for PCI Express is available to address all questions related to PCIe.Whether you are starting a new design with PCIe or troubleshooting a problem, use the Solution Center for PCIeto guide you to the right information.

解决方案

No, trn_tdst_rdy_n might deassert at any time during the transmission of a packet when using the endpoint block plus core. This might not be true for other Xilinx cores for PCIe, however. See the appropriate core's user guide to be certain of the behavior of trn_tdst_rdy_n.

Revision History:
07/30/2011 - Initial Release

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
36049 Design Assistant for PCI Express - TRN User Application Interface Questions N/A N/A
AR# 38661
创建日期 07/29/2011
Last Updated 12/15/2012
状态 Active
Type 综合文章
IP
  • Endpoint Block Plus Wrapper for PCI Express