We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38696

MIG Spartan-6 - Use of FPGA Suspend Mode and Self-Refresh Resets MCB


The Spartan-6 family features a suspend mode, an advanced static power-management feature, which reduces FPGA power consumption while retaining the FPGA's configuration data and maintaining the design. 

To use the Spartan-6 FPGA suspend mode in a MIG design with DRAM data retention, you need to to request that the memory enter self-refresh mode before entering suspend. 

Once the FPGA exits suspend mode and the PLLs have locked, the memory can exit self-refresh mode and MCB operation can resume with no loss of DRAM data.  

There is an issue with MIG 3.6 and earlier versions where the MCB is reset when coming out of a self-refresh and potentially corrupts the data in the DRAM.


In MIG 3.6 and earlier versions when self-refresh mode is used with the FPGA suspend feature, the MCB is reset resulting in corruption of DRAM data. 

This is caused by the LOCK signal of the PLL going low during a suspend operation. 

The soft calibration module incorrectly resets the MCB when the PLL lock signal is initially low after the FPGA exits the suspend mode. 

The reset to the MCB will cause a power-up calibration, which writes to the address specified in C_MC_CALIBRATION_RA, C_MC_CALIBRATION_BA, C_MC_CALIBRATION_CA, overwriting the previous content.  

This behavior is only seen in Suspend/self-refresh mode and not in self-refresh only mode.

The expected behavior is for the FPGA to come out of suspend mode and the DRAM to exit self-refresh mode without the MCB entering the power-up calibration sequence. 

Xilinx has determined the root cause for this issue and is making the necessary changes to MIG. 


To work around this issue, rtl updates to the mcb_raw_wrapper.v/vhd and mcb_soft_calibration.v/.vhd files are required. 

These files are located in both the 'user_design/rtl' and 'example_design/rtl' directories. 

The following ftp location contains the updated files that should be used instead of those generated by MIG v3.6: http://www.xilinx.com/txpatches/pub/swhelp/coregen/38696.zip 

This issue only exists in MIG v3.6 and earlier versions and is resolved in MIG v3.7, released with ISE 13.1.

If you are experiencing this issue and additional help is required, please open a webcase.



Answer Number 问答标题 问题版本 已解决问题的版本
37173 MIG v3.6 - Release Notes and Known Issues for ISE Design Suite 12.3 N/A N/A


Answer Number 问答标题 问题版本 已解决问题的版本
38951 MIG v3.61 - Release Notes and Known Issues for ISE Design Suite 12.4-14.2 N/A N/A
AR# 38696
日期 08/13/2014
状态 Active
Type 综合文章
  • Spartan-6 LX
  • Spartan-6 LXT
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.1
  • MIG