UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 智能.
  2. 技术支持
  3. AR# 38717: Spartan-6 Integrated Block for PCI Express - Minimum sys_reset assertion length to properly reset the core

AR# 38717

Spartan-6 Integrated Block for PCI Express - Minimum sys_reset assertion length to properly reset the core

描述

Version Found: 1.1; v2.1
Version Resolved and other Known Issues: See (Xilinx Answer 45702).

The Spartan-6 FPGA Integrated Block Wrapper for PCI Express Wrapper core does not document how long to assert sys_reset.

解决方案

sys_reset is an asynchronous reset that needs to be asserted a minimum of 1500 ns to properly reset the core.

Revision History
01/18/2012 - Updated; added reference to 45072
12/24/2010 - Updated for v2.2
10/26/2010 - Initial Release

Note: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
37939 Spartan-6 FPGA Integrated Block Wrapper for PCI Express (AXI) - Resolved issues in v2.1 N/A N/A
39371 Spartan-6 FPGA Integrated Block Wrapper for PCI Express (AXI) - Resolved issues in v2.2 N/A N/A
37938 Spartan-6 FPGA Integrated Block Wrapper v1.4 for PCI Express - Release Notes and Known Issues N/A N/A

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
45702 Spartan-6 FPGA Integrated Block for PCI Express - Release Notes and Known Issues for all AXI Interface versions N/A N/A
AR# 38717
日期 05/20/2012
状态 Active
Type 已知问题
IP
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )
的页面