AR# 38717


Spartan-6 Integrated Block for PCI Express - Minimum sys_reset assertion length to properly reset the core


Version Found: 1.1; v2.1
Version Resolved and other Known Issues: See (Xilinx Answer 45702).

The Spartan-6 FPGA Integrated Block Wrapper for PCI Express Wrapper core does not document how long to assert sys_reset.


sys_reset is an asynchronous reset that needs to be asserted a minimum of 1500 ns to properly reset the core.

Revision History
01/18/2012 - Updated; added reference to 45072
12/24/2010 - Updated for v2.2
10/26/2010 - Initial Release

Note: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.




Answer Number 问答标题 问题版本 已解决问题的版本
45702 Spartan-6 FPGA Integrated Block for PCI Express - Release Notes and Known Issues for all AXI Interface versions N/A N/A
AR# 38717
日期 05/20/2012
状态 Active
Type 已知问题
People Also Viewed