We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38730

14.1 EDK, MPMC v6.05.a - VFBC on Virtex-6 produces corrupted video if block RAM read FIFO is selected


If block RAM is selected for the MPMC read FIFO when using a VFBC port, the video horizontally shifts to the left periodically once every couple of seconds.

How do I resolve this issue?


To work around this problem, select SRL FIFO for both the Read VFBC ports.

Currently, there are no plans to fix this issue.
AR# 38730
日期 05/14/2012
状态 Active
Type ??????
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • EDK - 12.4
  • EDK - 13.1
  • EDK - 13.2
  • More
  • EDK - 13.3
  • EDK - 13.4
  • EDK - 14.1
  • Less
  • Multi-Port Memory Controller (MPMC)