AR# 38731

MIG v3.5-v3.91, Virtex-6 DDR3 - Simulation - 'SKIP' Calibration Causes Errors in the Example Design

描述

In Virtex-6 MIG DDR3  v3.5-91, when you select the parameter SIM_BYPASS_INIT_CAL = "FAST", it speeds up the simulation of the Example Design and it calibrates error free.

However when you select SIM_BYPASS_INIT_CAL = "SKIP", an error is received and simulation stops.

解决方案

When you select SIM_BYPASS_INIT_CAL = "SKIP", bit alignment errors can occur in the PHY.

As a result the data valid signal is incorrectly asserted with a latency of one clock cycle.

This is scheduled to be fixed in the 14.2 release,  until then ensure that you set the SIM_BYPASS_INIT_CAL parameter to "FAST".

链接问答记录

主要问答记录

相关答复记录

AR# 38731
日期 08/20/2014
状态 Active
Type 已知问题
器件 More Less
IP