You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
LogiCORE IP Gamma Correction v3.0 - Why are simulation and hardware results wrong when there are multiple Gamma cores in my design?
Why are simulation and hardware results wrong when there are multiple Gamma cores in my design?
This affects v1.0, v2.0, v3.0, and v4.0 (when the pcore interface is selected) of the LogiCORE IP Gamma Correction core.
The Gamma core currently has a limitation that requires all Gamma cores in a design to have the same parameters.
This issue has been resolved for the Constant and General Purpose Processor (GPP) interfaces in the Gamma v4.0 core, but has not been resolved for the pcore interface in v4.0.
Please see (Xilinx Answer 32135) for a detailed list of LogiCORE Gamma Correction Release Notes and Known Issues.