UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38852

SPI-3 Link Layer v7.2 - Demo testbench data dropped during simulation

Description

If I target Virtex-6 devices, the example design testbench sometimes starts to send data before the MMCM has locked. This results in the data being dropped.

解决方案

This issue has been fixed in v7.2 rev1 of the core available as a patch for download, see (Xilinx Answer 35141).

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
35141 SPI-3 Link Layer v7.2 — ISE Design Suite 12.1 的版本说明和已知问题 N/A N/A
AR# 38852
创建日期 11/02/2010
Last Updated 05/23/2014
状态 Archive
Type 综合文章
器件
  • Virtex-6 LX
  • Virtex-6 SXT
  • Virtex-6 LXT
IP
  • SPI-3 Link Layer Interface, Multi-channel