UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38853

12.1 EDK - My PCIe design on the ML506 board does not meet timing

Description

What can I do when my PCIe design on the ML506 board does not meeting timing?

解决方案

The PCIe core comes with a recommendation that the -xe map and par switch be used. To enable this switch:

1. Open your project in XPS
2. Select the Project tab
3. Double click on the fast_runtime.opt file
4. Add the -xe switch under the option for Mapper and Place and Route.
5. Save and close the fast_runtime.opt file
6. Re-run your EDK design

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
34609 12.x EDK - 主要问答记录列表 N/A N/A
AR# 38853
创建日期 11/01/2010
Last Updated 12/15/2012
状态 Active
Type 综合文章