UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38865

PlanAhead 12.3 - PCIE_INTERNAL_1_1 primitive not recognized when loading Virtex-5 netlist design.

Description


When I load a Virtex-5 FPGA design with the PCIE core in PlanAhead 12.3, I get the following warning.
"While importing this netlist, 1 undefined instance was found and converted to a black box. Make sure you have loaded all intended module defenitions before proceeding. Black boxes can be populated later by using Add Sources operation. Module name: PCIE_INTERNAL_1_"
This warning did not occur in 12.2 and is a part of the PCIE core. Can I ignore this warning?

解决方案


Yes, this warning can be ignored as NGDBuild still recognizes the primitive. If you want to constrain the PCIE primitive, you have to manually do this in the UCF (since PlanAhead is not currently recognizing the primitive type).
This issue isto be fixed in a future release of PlanAhead.
AR# 38865
创建日期 11/02/2010
Last Updated 12/15/2012
状态 Active
Type 综合文章
器件
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-5QV
  • Less
Tools
  • PlanAhead - 12.3
IP
  • Endpoint Block Wrapper for PCI Express