We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38869

SPI-4.2 v10.2 and earlier - Sink core static configuration signal, FifoAFMode, is not set correctly by the GUI


When using the GUI, the generated example design and wrapper always ties FifoAFMode to 0 regardless of what option is set in the GUI. This is incorrect.


To work around this problem, customers must tie off this static configuration signal to the appropriate value based on the desired behavior. See the definition of this static configuration signal in UG153. 
This will be fixed in the SPI-4.2 v10.3 core available in ISE 12.4 software.



Answer Number 问答标题 问题版本 已解决问题的版本
38211 SPI-4.2 v10.2 - Release Notes and Known Issues for ISE Design Suite 12.3 N/A N/A
AR# 38869
日期 05/23/2014
状态 Archive
Type 综合文章
  • SPI-4 Phase 2 Interface Solutions