UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38890

12.3 EDK -XPS_LL_TEMAC v2.03.a - "ERROR:Xst:528 - Multi-source in Unit on signal ; this signal is connected to multiple drivers."

Description


When Iimplement dual SGMII or 1000 Base-X designs on Virtex-6 Hard TEMAC, the following error occurs:

"ERROR:Xst:528 - Multi-source in Unit <xps_ll_temac> on signal <V6HARD_SYS.I_TEMAC/clk125_o>; this signal is connected to multiple drivers. Drivers are:

Output port GTXE1:TXOUTCLK of instance <Hard_Ethernet_MAC/V6HARD_SYS.I_TEMAC/DUAL_1000BASEX.I_EMAC0_TOP/rocketio_wrapper_top_inst/
rocketio_wrapper_inst/gtx0_rocketio_wrapper_i/gtxe1_i>

Output port GTXE1:TXOUTCLK of instance <Hard_Ethernet_MAC/V6HARD_SYS.I_TEMAC/DUAL_1000BASEX.I_EMAC1_TOP/rocketio_wrapper_top_inst/
rocketio_wrapper_inst/gtx0_rocketio_wrapper_i/gtxe1_i>"

解决方案


To work around this error:

1. Make a local copy of the XPS_LL_TEMAC core.
2. Edit the xps_ll_temac_v2_03_a\hdl\vhdl\v6_temac_wrap.vhd in the text editor and make the following changes:

Line 1817
From

port map (
-- 125MHz clock output from transceiver
CLK125_OUT => clk125_o, -- out std_logic;

To

port map (
-- 125MHz clock output from transceiver
CLK125_OUT => open, -- out std_logic;


Line 3292
From

port map (
-- 125MHz clock output from transceiver
CLK125_OUT => clk125_o, -- out std_logic;

To

port map (
-- 125MHz clock output from transceiver
CLK125_OUT => open, -- out std_logic;

3. Save the changes.
4. Clean the generated files and reimplement the design.
AR# 38890
创建日期 11/30/2010
Last Updated 05/19/2012
状态 Active
Type 已知问题
器件
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
Tools
  • EDK - 12.1
  • EDK - 12.2
  • EDK - 12.3
IP
  • XPS LL TEMAC