UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38996

Virtex-6 - Frame_ECC Single Bit error correction time

Description

How long does it take to correct a single bit upset?

解决方案

The time to correct (which does not include the time to detect) is the time it takes to perform a read-modify-write to the frame in error. Here is how the time breaks down:

1 frame time to read memory cells and write it to the frame data register
1 frame time to shift the frame data from the frame data register
1 frame time to correct and shift frame data back into frame data register
1 frame time to write data from frame data register to memory cells

1 frame time = 81 clocks

So, total time = 4 * 81 * 10 ns (assuming we are running readback crc at 100 MHz) + state machine overhead = about 5 us
AR# 38996
创建日期 01/23/2013
Last Updated 01/23/2013
状态 Active
Type 综合文章
器件
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less