UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3914

UNISIMS/SIMPRIMS - Usage of GSR_SIGNAL, GR_SIGNAL, PRLD_SIGNAL, and GTS_SIGNAL text macros in Verilog simulation

Description

Keywords: GSR_SIGNAL, GR_SIGNAL, PRLD_SIGNAL, GTS_SIGNAL, Verilog,
UNISIMS, SIMPRIMS

Urgency: Standard

General Description:
What is the usage of GSR_SIGNAL, GR_SIGNAL, PRLD_SIGNAL, and
GTS_SIGNAL text macros in Verilog simulation?

解决方案

In Alliance 1.4 and 1.5i, the general procedure for specifying global signals
for Verilog simulation flow involves defining the global signals with one of the
following text macros: GSR_SIGNAL, GR_SIGNAL, PRLD_SIGNAL, or
GTS_SIGNAL. This is necessary because these global nets do not exist as
external ports in the UNISIM/SIMPRIMS libraries; as a result, the reset
of the UNISIMS/SIMPRIMS components is controlled by the detection of the
text macros. In addition, you must declare the global signal either as a Verilog
wire or reg. Your choice of wire or reg depends on whether your design
contains a STARTUP component.

The global 3-state signal is defined using the Verilog macro, GTS_SIGNAL.
However, this is not defined in the UNISIM models.

Please see (Xilinx Solution 5009) for information about driving the global signals.
AR# 3914
创建日期 08/31/2007
Last Updated 03/08/2001
状态 Archive
Type ??????