AR# 39459

12.4 EDK - My Base System Builder design fails timing on the SP605 board at 100 MHz

描述

When I have an AXI system with the Ethernet core targeted at 100 MHz, my design fails timing. Is there a way to maintain the 100 MHz clock frequency?

解决方案

In the UCF, comment out the following two lines:


# Data path timing depends on the destination clock period
TIMESPEC "TS_axistreamclks_2_axi4liteclks" = FROM axistream_clk TO axi4lite_clk 20000 ps DATAPATHONLY; #assumes axi4lite_clk <= 50 MHz
TIMESPEC "TS_axi4liteclks_2_axistreamclks" = FROM axi4lite_clk TO axistream_clk 6667 ps DATAPATHONLY; #assumes axistream_clk <= 150 MHz

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
34609 12.x EDK - 主要问答记录列表 N/A N/A
AR# 39459
日期 12/15/2012
状态 Active
Type 综合文章
Tools
IP
Boards & Kits