UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39739

FIR Compiler v6.1, System Generator 12.4 - When ratetype = fixed_fractional, Hardware Oversampling format always set to "Sample Period" mode

描述

When the FIR Compiler v6.1 block is used in a System Generator design with ratetype = fixed_fractional, both decimation and interpolation always forces the Hardware Oversampling format to "Sample Period" mode.

解决方案

The FIR Compiler has several options for ratetype that the user can normally select from the Block GUI. When the FIR Compiler v6.1 block is used in a System Generator design with ratetype = fixed_fractional, both decimation and interpolation always forces the Hardware Oversampling format to "Sample Period" mode. In previous versions of the core, decimation always forced this,but v6.1 has been changed so interpolation also forces this option.
AR# 39739
日期 12/15/2012
状态 Active
Type 综合文章
Tools
  • System Generator for DSP - 12.4
IP
  • FIR Compiler
的页面