UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39842

LogiCORE IP Video Scaler v2.1 - Why is the line_request signal being de-asserted even though I should have plenty of time?

描述

I have calculated the required clock for the Video Scaler v2.1 and the fastest I should need to run is 135MHz. 

However the line_request signal is continually being de-asserted causing the video scaler to miss input lines, and as a result is failing to produce all of the expected output lines.

How can this issue be fixed?

解决方案



This issue can be solved by moving to Video Scaler v3.0 or later. 

In version 3.0 the multi-engine mode is available as an option to work around this problem.

See (Xilinx Answer 31958) for a detailed list of LogiCORE IP Video Scaler Release Notes and Known Issues.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
31958 LogiCORE IP Video Scaler - Release Notes and Known Issues N/A N/A
AR# 39842
日期 08/05/2014
状态 Active
Type 综合文章
IP
  • Video Scaler
的页面