描述

The MIG 7 Series Release Notes and Known Issues have been combined into a single answer record for ease of viewing.  Please visit (Xilinx Answer 45195).

• General Information  
• Software Requirements 
• New Features  
• Resolved Issues 
• Known Issues  

For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide:
http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf

解决方案

General Information

For a list of supported memory interfaces and features for 7 Series FPGAs, see:

• 7 Series FPGAs Memory Interface Solution Data Sheet
• 7 Series FPGAs Memory Interface Solution User Guide

For a list of supported frequencies for 7 Series FPGAs Memory Interfaces, see the appropriate DC and Switching Characteristics Data Sheet available in the 7 Series Documentation Center.

The MIG tool includes the appropriate frequency range for specific memory interface configuration outside of this known issue:

(Xilinx Answer 40876) MIG 7 Series v1.1 DDR3 SDRAM - MIG allows setting memory frequencies above data sheet specifications

For information regarding MIG cores for other FPGAs, see the IP Release Notes Guide (XTP025) to locate the appropriate MIG Release Notes and Known Issues Answer Record.

For general design and troubleshooting information on MIG, see (Xilinx Answer 34243) for the Xilinx MIG Solution Center.

Pin-Out Information

The MIG 7 Series tool allows users to select specific Byte Groups within an FPGA Bank for Data and Address/Control groups. 

The tool does not allow users to select the specific pins within those byte groups. 

For more information on moving pins within byte groups, (Xilinx Answer 40428) MIG 7 Series v1.1 - Guidelines for moving pins within a selected byte group
Software Requirements

• ISE Design Suite 13.1
• 32-bit Windows XP
• 32-bit Linux Red Hat Enterprise 4.0
• 64-bit/32-bit Linux Red Hat Enterprise 4.0
• 64-bit XP professional
• 32-bit Vista business
• 64-bit SUSE 10
• 64-bit/32-bit Linux Red Hat Enterprise 5.0 support
• 64-bit Windows Vista support
• 32-bit SUSE 10 support

• ISE Design Suite 13.1 software support
• Initial 7 Series MIG Release - Highlighted Features
  • Kintex-7 FPGA and Virtex-7 FPGA DDR3 SDRAM Pre-Production Support
    
    • -1, -2, -3 Speed Grade Support
    • 1.8V and 3.3V IO Bank Support
    • x8 to x72 Component
    • x64 UDIMM
    • AXI Interface Support
      • Socketable IP Support within EDK
    • XST Synthesis
    • Verilog HDL
    • ModelSim Functional Simulation Support
    • Implementation (through Place and Route) Support
      • Static Timing Analysis Support
  • Kintex-7 FPGA and Virtex-7 FPGA QDRII+ SRAM Pre-Production Support
    • -1, -2, -3 Speed Grade Support
    • 1.8V and 3.3V IO Bank Support
    • x36 Component
    • XST Synthesis
    • Verilog HDL
    • ModelSim Functional Simulation Support
    • Implementation (through Place and Route) Support
      • Static Timing Analysis Support

Known Issues

DDR3 SDRAM Memory Interface Designs 
(Xilinx Answer 41981) MIG 7 Series v1.1 DDR3 SDRAM - Addr/Cntrl pins should be limited to a single bank 
(Xilinx Answer 40876) MIG 7 Series v1.1 DDR3 SDRAM - MIG allows setting memory frequencies above data sheet specifications 
(Xilinx Answer 40426) MIG 7 Series v1.1 - Unrequested Reads are seen in simulation immediately after calibration completes
(Xilinx Answer 40451) MIG 7 Series v1.1 - tIH violations on ODT and CKE are output by the memory simulation model 
(Xilinx Answer 40452) MIG 7 Series v1.1 - Memory interface should not span both High Range (HR) and High Performance (HP) banks 
(Xilinx Answer 40453) MIG 7 Series v1.1 - Can clk_ref_i, sys_rst, and status signals be located in memory banks (Data and/or Address/Control banks)? 
(Xilinx Answer 41244) MIG 7 Series 1.1 - Selected device is not supported by MIG version 1.1 
(Xilinx Answer 42320) MIG v3.7 Virtex-6 and MIG 7 Series v1.1, DDR3 RDIM - Incorrect Column Address Width 
(Xilinx Answer 42036) MIG v1.1-v1.2 DDR3 - Internal/External Vref Guidelines

General Information:

• TRCE timing is not guaranteed for all configurations and at high frequencies (above 800 MHz memory clock for DDR3 SDRAM interfaces)
• Create Custom Part functionality is not supported for EDK designs

QDRII+ SRAM Memory Interface Designs 

(Xilinx Answer 40578) MIG 7 Series v1.1 - Fixed latency mode is not supported for QDRII+ designs 
(Xilinx Answer 40579) MIG 7 Series v1.1 - During recustomization of QDRII+ designs, the bank selection page fails to remember previous bank selection 
(Xilinx Answer 40580) MIG 7 Series v1.1 - SBG324 and FBG484 packages do not have enough banks to fit x36 QDRII+ parts
(Xilinx Answer 40871) MIG 7 Series v1.1 - The minimum frequency for QDRII+ designs is 200 MHz
(Xilinx Answer 42726) MIG 7 Series v1.1-v1.2 QDRII+ - Model name is incorrect in sim.do for Cypress x36 component
(Xilinx Answer 42729) MIG 7 Series v1.1-v1.2 QDRII+ - custom x36 memory part showing the wrong data width
(Xilinx Answer 42730) MIG 7 Series v1.1-v1.2 QDRII+ - %CLK_STABLE is passed to CLK_STABLE parameter in .veo

• TRCE timing is not guaranteed for all configurations and at high frequencies (above 450 MHz memory clock for QDRII+ SRAM interfaces)
• Create Custom Part functionality is not supported for EDK designs

链接问答记录

子答复记录

相关答复记录