UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40180

SPI-4.2 v11.1 - 7-Series timing simulations might report HOLD violations on various blocks within the design

描述

When using the SPI-4.2 v11.1 Core, 7-Series timing simulations might report HOLD violations on various blocks within the design (e.g., X_RAMB18E1, X_FF, X_RAMD64, etc.).

解决方案

If failures occur, they can be avoided by not including the SDF file in the simulation.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
40640 SPI-4.2 v11.1 (AXI) - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 40180
日期 05/26/2014
状态 Archive
Type 综合文章
IP
  • SPI-4 Phase 2 Interface Solutions
的页面