UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4028

M1.5i/2.1i :Post Layout Timing Report: No skew warning given for internal clocks

Description

General Description: TRCE/Timing Analyzer does not report skew by default.

解决方案

There are three ways for TRCE/Timing Analyzer to report clock skew.

1- Place a PERIOD constraint on the clock net. Clock skew is automatically reported with a PERIOD constraint.

2- Set the following environment variable:

XILINX_DOSKEWCHECK = 1

3- Run TRCE via the command line with the -skew option.

AR# 4028
创建日期 08/31/2007
Last Updated 01/18/2010
状态 Archive
Type 综合文章