UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx -灵活应变. 万物智能.
  2. 技术支持
  3. AR# 40335: 12.1 EDK - How do you use Synplify to synthesize a design that includes an EDK subsystem?

AR# 40335

12.1 EDK - How do you use Synplify to synthesize a design that includes an EDK subsystem?

描述

How do you use Synplify to synthesize a design that includes an EDK subsystem?

解决方案

The EDK system only supports XST. When EDK is a subsystem in an ISE project, you can use other synthesis tools to synthesize other parts by performing the following:
  1. Add XMP file to the ISE project as a submodule.
  2. Select the ISE synthesis tool to Synplify.
  3. Make sure the EDK software project is "Marked to Initialize BRAM" in theXPS project.
  4. Run implementation.
  5. "Update bitstream" can update the elf to the final bit file.

NOTE: MPMC and some other IP cores includes I/O buffers in the core. By default,Synplify inserts the I/O buffers again. To prevent Synplify from doing this, refer to the method found in (Xilinx Answer 4508).

AR# 40335
日期 12/15/2012
状态 Active
Type 综合文章
Tools
的页面