UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40351

11.1 Timing - PLL Clock Uncertainty changed

描述

When I run timing analysis on my design, the PLL Clock Uncertainty changed from previous ISE version. Why?

解决方案

The PLL clock uncertainty calculation was fixed in ISE 11.1 software.
AR# 40351
日期 01/28/2011
状态 Archive
Type 综合文章
Tools
  • ISE Design Suite - 10.1
  • ISE Design Suite - 10.1 sp1
  • ISE Design Suite - 10.1 sp2
  • More
  • ISE Design Suite - 10.1 sp3
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • Less
的页面