UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40430

12.4 EDK - AXI IP reset signal is not identified correctly in the CIP Wizard

描述

When I import the AXI slave HDL during my Create and Import Peripheral Wizard session, I expect "SIGIS = RST" to be automatically provided for S_AXI_ARESETN in the MPD file.

解决方案

To work around this problem, you can manually set the reset port's attributes.

In this case, at [Port Attributes] phase in CIP Wizard, select [- List All Ports -], select S_AXI_ARESETN, add check [Display advanced attribute], then you can set [Signal Classification] to [Reset signal].

Then, "SIGIS = RST" is added into you MPD.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
34609 12.x EDK - 主要问答记录列表 N/A N/A
AR# 40430
日期 12/15/2012
状态 Active
Type 综合文章
Tools
  • EDK - 12.4
  • EDK - 12.3
的页面